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Load current sharing between parallel-connected DC-DC boost converters is very important for system reliability. This paper
proposes a modified droopmethod based onmaster current control for parallel-connected DC-DC boost converters.Themodified
droopmethod uses an algorithm for parallel-connected DC-DC boost converters to adaptively adjust the reference voltage for each
converter according to the load regulation characteristics of the droopmethod. Unlike the conventional droopmethod, the current
feedback signal (master current) for one of the parallel-connected converters is used in the inner loop controller for all converters
to avoid any differences in the time delay of the control loops for the parallel-connected converters. The algorithm ensures that the
load current sharing is identical to the load regulation characteristics of the droopmethod.The proposed algorithm is tested with a
mismatch in the parameters of the parallel converters.The effectiveness of the proposed algorithm is verified usingMatlab/Simulink
simulation.
1. Introduction
In comparison to a single, high power, centralized power
converter, parallel connection of low power converters offers
several advantages. Some of these advantages are associated
with the system performance such as higher efficiency,
better dynamic response, and better load regulation. The
other advantages are related to the system, which include
expandability of output power and ease of maintenance [1].
For the operation of parallel DC-DC converters, the con-
ventional droop method provides true redundancy because
there is no interconnection between modules. However,
effective load current sharing and voltage regulation are the
main drawbacks of the droopmethod. A novel droopmethod
proposed by Kim et al. [2] adaptively regulates a reference
voltage to improve the load current sharing and properly
regulate the output voltage. The output voltage variation in
parallel-connected converters is caused by various conditions
such as changes in load, input power, or measurement error
in the voltage feedback signal [2, 3]. In general, the circulating
current between modules could be initiated by a small
mismatch in the output voltage which leads to unequal load
current sharing between modules. Anand and Fernandes in
[4] propose amodified droop controller to overcome themis-
match in output voltage due to the error in measurement of
the voltage feedback signal. The circulating current measure-
ment between converters is used to modify the nominal volt-
age which reduces the error of the modules output voltage.
The operating point for parallel-connected converter is
modified randomly and thus a new set of parameters for
the controller must be calculated again. To overcome this
issue, several control laws have beenproposed in the literature
[5–9]. One of these control laws is a nonlinear control,
which enhances the power quality for condition of different
loads. Mazunder and Kamisetty in [7] gave an experimental
validation of the proposed control scheme in [5] for parallel-
connected buck converters.The performance of the proposed
control is demonstrated under the transient and steady state
for two parallel converters.The operation of the twomodules
uses interleaving mode of operation which is achieved by
phase shifting the ramp signals of the two modules by one
half cycle.
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One of the commonly employed methods for active cur-
rent sharing control of parallel converters is the master-slave
current control that uses an analog wireless communication
or an intercommunication link between converters [10]. The
master-slave current sharing control of parallel converters is
demonstrated using analog wireless communication in [11]. It
uses one converter to operate asmaster controller.The chosen
converter operates in voltage controlled mode to regulate the
output voltage which tracks the reference voltage. The other
converters operate in current controlled mode to regulate
their output currents. Those converters operate as slaves
because the master controller obtains their reference current
value based on the total load current. Slave converters receive
the new reference current through a high-speed communi-
cation link [12, 13]. The high-speed communication between
converters is used tominimize the time delay and improve the
system performance. The high-speed communication link
such as digital communication scheme increases the total
cost, which makes it appropriate in medium and high-power
applications. However, in some power applications, an analog
controller with connecting wires experiences noise which
makes it applicable only for low power applications where
converters are located close to each other.
To achieve wireless power sharing between converters,
a droop method with virtual resistance (VR) has been
proposed [14]. The method implements tertiary level opti-
mization control for parallel-connected DC-DC converter
to enhance the efficiency of the droop method with VR.
The decision variable, which is VR, is used to adjust the
load current sharing between the converters. Stability anal-
ysis is used to examine the effect of varying VR on the
dynamic performance. In [15] an improved droop method
for parallel-connected converters is presented to enhance
the current sharing accuracy. Although the other modified
droopmethods adjust the output voltage bymaking the slope
of the droop method steeper such as virtual resistance, the
improved droop method adjusts the output voltage set point
for each converter based on a generated digital signal from
a module experiencing the highest current. A few specific
current set points in the improved droopmethod are selected
in advance. If the module with the highest current reaches
the set point, a digital signal is sent by the module to the
other modules to regulate their output voltage. However, the
module which sends a digital signal does not respond to a
signal of the other module at the same set point. Once all the
modules have generated one signal at the same set point, the
output voltage regulation for that set point is terminated and
a new process is started.
In general, any mismatch in the output voltage level of
the parallel-connected DC-DC boost converter could initiate
a circulating current. To avoid an initiation of circulating
current, a synchronous switching for parallel-connected DC-
DC boost converter could be used [16]. The synchronous
switching forces the parallel-connected converters to operate
in two operating modes only. This ensures that the switching
of the parallel-connected converters is synchronized. Lab
measurement of two parallel connected MPPTmodules with
no intercommunication link between the two modules is
shown in Figure 1. In this setup, there is no synchronous
MPPT Module I MPPT Module II
Oscilloscope
Clamp meters
Figure 1: Two parallel-connected MPPT modules.
Figure 2: Output current for the two parallel-connected MPPT
modules.
switching for the two parallel connected 260 W PV modules
with individual MPPT.
The outputs of the two MPPT modules are connected in
parallel to the load. Also, the two clamp meters in Figure 1
monitor the currents from both MPPT modules. During a
sunny day, themeasurements of the currents for eachmodule
are shown in Figure 2.
It can be observed from Figure 2 that when a switch
closes in one of the parallel-connected MPPT modules, the
other MPPT module experiences higher current at the same
time and vice versa. This is a clear evidence of circulating
currents between the twoMPPTmodules.The asynchronous
switching causes the undesired higher current for each one of
the two MPPT modules. Moreover, there is no intercommu-
nication link between the twoMPPTmodules to synchronize
the switching and avoid circulating current.






























Figure 3: DC-DC boost converter.
In this paper, synchronous switching for the parallel-
converter is achieved by intercommunication link between
the modules. The proposed method based on master current
control for parallel-connected DC-DC boost converters can
synchronize the output voltage level during any change in
the load condition. In this method, a linear control was
implemented; thus the two parallel-connected converters are
controlled using voltage controlled mode as the outer control
loop and its reference voltage is adjusted by using the pro-
posed algorithm. The algorithm inputs are the voltage mea-
surement from the common dc bus of the parallel-connected
converters and the current measurement of one converter
(master current). However, the inner current loop control
takes the chosen current measurement (master current) as
feedback current signal for the two control loops. Therefore,
the load current sharing is achieved based on the droop
method. As the control loops for the parallel-connected
converters have the same time delay, the output voltage
levels for the parallel-connected converters are changed
synchronously. This ensures no mismatch in the output
voltage and no circulating current during changes in the load,
in addition to minimizing the ripple in the output current
waveforms.
2. DC-DC Boost Converter Design
The equivalent circuit of a DC-DC boost converter is shown
in Figure 3. The DC-DC boost converter circuit consists
of a DC power supply, inductor, MOSFET switch, diode,
capacitor, and load resistance.
From the operating point of view, the DC-DC boost con-
verter could be operated in Continuous Conduction Mode
(CCM) and Discontinuous Condition Mode (DCM) [17].
The operation mode depends on the converters’ parameters.
For CCM, the parameters for the boost converter such
capacitance, C, inductance, L, and duty cycle, D, can be
obtained by the following expressions.
𝐷 = 1 − 𝑉𝑖𝑛𝑉𝑜𝑢𝑡 (1)
Table 1: Operating values for boost converter.
Parameters DC-DC Boost Converter
Switching frequency 𝑓𝑠 25 KHz
Inductance 𝐿 15.986 mH
Capacitance 𝐶 128.646 𝜇F
Power 𝑃 144 W
𝐶 = (𝐼𝑜𝑢𝑡 ∗ 𝐷)(𝛿 ∗ 𝑉𝑜𝑢𝑡 ∗ 𝑓) (2)
𝐿 = (𝑉𝑖𝑛 ∗ 𝐷)(𝛿 ∗ 𝐼𝑖𝑛 ∗ 𝑓) (3)
where the ripple limit (𝛿) is (1%). The boost converter
parameters are obtained as shown in Table 1.
3. Design of PI Controller Using SISO
Tool in Matlab
By considering a CCM, the boost converter in Figure 1 is
switched between two states (ON/OFF).The inductor current
(𝐼𝐿) and the output voltage (𝑉𝑜𝑢𝑡) waveforms with PWM at
duty cycle of 0.5 are shown in Figure 4.
As shown in Figure 4, during the ON state the inductor
current is increased, but the output voltage is decreased.
Moreover, for the OFF state, the MOSFET switch is opened
resulting in a decrease in the inductor current and increase
in the output voltage. During one cycle (ON and OFF states),
the state space averaging technique is employed over one













V𝑜𝑢𝑡 = [0 1] [𝑖𝐿V𝑐] (5)







































Figure 4: Waveforms of inductor current (𝐼𝐿) and output voltage
(𝑉𝑜𝑢𝑡) in CCM.
For a small perturbation, the standard linearization tech-
nique is used as shown below:
𝑖𝐿 = 𝑖𝐿 + ?̃?𝐿
V𝑐 = V𝑐 + Ṽ𝑐
𝑑 = 𝐷 + 𝑑
V𝑖𝑛 = V𝑖𝑛 + Ṽ𝑖𝑛
(6)
During the small signal analysis, the input voltage is con-
sidered to be constant. The DC-DC boost converter small



















𝑉𝑜𝑢𝑡 = [0 1] [?̃?𝐿Ṽ𝑐] (8)
The transfer function Ṽ0/𝑑 can be obtained from (7) and (8).
Similarly, by replacing (8) with (9), the transfer function ?̃?𝑖𝑛/𝑑
can be determined.
𝑖𝑖𝑛 = [1 0] [?̃?𝐿Ṽ𝑐] (9)
Table 2: Parameters of PI controller for boost converter.
Gains Type of Controller





Integral gain 𝑘𝑖 20.756 12.98
The transfer functions𝐺V𝑖 for the outer loop and the inner
loop 𝐺𝑖𝑑 are given as
𝐺V𝑖 = −16 (𝑆 − 235.8)(𝑆 + 971.7) (10)
𝐺𝑖𝑑 = 3092.9 (𝑆 + 971.7)(𝑆2 + 485.8 ∗ 𝑆 + 1.146 ∗ 105) (11)
where V is the output voltage, 𝑖 is the inductor current,
and 𝑑 is the duty cycle. However, Figure 5 shows the basic
structure of 𝑃𝐼V𝑖 controller for the outer loop and 𝑃𝐼𝑖𝑑 for the
inner loop.
Several methods such as Ziegler-Nicholas, loop shaping
method, and frequency response can be used to design a
PI controller [19, 20]. However, for simplicity, Sisotool from
Matlab/Simulink is used to tune the controller and evaluate
the suitability of stability. For the outer loop, the Sisotool
command of the transfer functions 𝐺V𝑖 is used in the control
system toolbox to provide a graphical user interface for the
bode plot and root locus as shown in Figure 6.
The zero in the right z plane for root locus of the
boost converter does not affect the absolute stability of the
system [21, 22]. By modifying the pole-zero pattern of the
feedback controller, the closed-loop frequency response can
be changed until the desired repose is obtained. To determine
the PIvi gains, the position of the root locus is modified
online. The gains for the proportional and integral controller
for the outer loop are given in Table 2. Similarly, the Sisotool
command is used for the inner loop transfer function𝐺𝑖𝑑.The
graphical user interface is generated for the root locus and
bode plot as shown in Figure 7.
For rise time of 0.002971 seconds, settling time of 0.0164
seconds, and overshoot less than 8%, the gains for PIid are
obtained for the DC-DC boost converter. The gains for the
PIvi and PIid controllers are given in Table 2.
4. Proposed Method
A schematic diagram of two parallel-connected DC-DC
boost converters is shown in Figure 8.
The two parallel-connected DC-DC boost converters in
Figure 8 are connected to a common DC, with the load
connected directly to the common DC bus. The output
voltage and current for converters I and II are 𝑉1, 𝐼1 and𝑉2, 𝐼2, respectively. Because converter I and converter II are
connected to the commonDCbus, the output voltages𝑉1 and𝑉2 are equal. Therefore, the output voltage of each converter
is equal to the load voltage, and the load current is the sum of
the output currents of both converters.
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Figure 6: Root locus and open loop bode plots for the outer loop of boost converter.
Zero-circulating current in Figure 8 can be achieved
by having zero mismatch in the output voltage during the
changes in the load or the input power.The proposedmethod
ensures synchronization in the output voltage level by adjust-
ing the reference voltage according to the droopmethod.The
outer voltage loop for each converter regulates the output
voltage which would be in the level of the adjusted reference
voltage. The inner control loop uses one of the converters’
measured current signal as feedback current signal for the
parallel-connected converters (master current control). The
inner current loop needs interconnection current measure-
ment betweenmodules. However, to overcome the mismatch
in the output voltage, the algorithm is used to adjust the ref-
erence voltage for the parallel-connected converters. Figure 9
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Figure 8: Schematic diagram of the two boost parallel-connected converters.






Figure 9: Load regulation characteristic of the droop method with
gain of 𝐾.
shows the general load regulation characteristics of the droop
method [23, 24].
As indicated in Figure 9, 𝑉𝑁𝐿 is the no-load voltage, 𝑉𝑟𝑒𝑓
is the reference voltage (rated operation voltage), Δ𝑉𝑜𝑝𝑒𝑟𝑎𝑡𝑖𝑜𝑛
is the range of voltage that would allow the algorithm to
adjust the reference voltage, and K is the droop gain of one of
the converters. Therefore, if the output voltage is not within
the operation range of the voltage Δ𝑉𝑜𝑝𝑒𝑟𝑎𝑡𝑖𝑜𝑛, the reference
voltage will be constant and equal to the rated voltage of the
converter. From Figure 9, the output droops as the output
current increases by
𝑉𝑜𝑢𝑡 = 𝑉𝑁𝐿 − 𝐾 ∗ 𝐼𝑜𝑢𝑡 (12)
where 𝑉𝑜𝑢𝑡 is the output voltage at the DC bus, and 𝐼𝑜𝑢𝑡 is
the output current for one of the parallel converters.
Figure 10 shows the block diagram of the two parallel-
connected boost converters with the proposed algorithm.
The proposed algorithm inputs are the measured output
voltage at the common bus, the output current of one of
the converters, and the reference voltage.The load regulation
characteristics for the chosen converter are used to adjust the
reference voltage during changes in load. Figure 11 shows the
flowchart of the proposed algorithm.
From Figure 11, the first step in the proposed algorithm
is to check if the output voltage is within the operating zone
for the algorithm. If the absolute Δ𝑉 is not less than or equal
to Δ𝑉𝑜𝑝𝑒𝑟𝑎𝑡𝑖𝑜𝑛, Δ𝑉𝑟𝑒𝑓 is set to zero, and the reference voltage
remains at its rated value.
However, if the absolute Δ𝑉 is less than or equal toΔ𝑉𝑜𝑝𝑒𝑟𝑎𝑡𝑖𝑜𝑛, the output current for the chosen converter is
compared with the droop current (𝐼𝑑𝑟𝑜𝑜𝑝). The droop current
is calculated based on the load regulation characteristics for
the chosen converter as follows:
𝐼𝑑𝑟𝑜𝑜𝑝 = (𝑉𝑁𝐿 − 𝑉𝑜𝑢𝑡)𝐾 (13)
Δ𝐼𝑑𝑟𝑜𝑜𝑝 = 𝐼𝑑𝑟𝑜𝑜𝑝 − 𝐼𝑜𝑢𝑡 (14)
Δ𝐼𝑑𝑟𝑜𝑜𝑝 is the difference between the calculated droop
current and the actual measurement of the chosen converter
current. If the absolute Δ𝐼𝑑𝑟𝑜𝑜𝑝 is less than or equal to a toler-
ance error (1 ∗ 𝑒−15), the operating point will be the same as
the calculated operating point based on the load regulation
characteristics for the chosen converter. Therefore, the refer-
ence voltage will remain at its rated value.
However, if the absoluteΔ𝐼𝑑𝑟𝑜𝑜𝑝 is not less than or equal to
tolerance error (1∗𝑒−15), the reference voltagewill be adjusted
based on the load regulation characteristics for the chosen
converter as
𝑉𝑑𝑟𝑜𝑜𝑝 = 𝑉𝑁𝐿 − 𝐼𝑜𝑢𝑡 ∗ 𝐾 (15)
Δ𝑉𝑟𝑒𝑓 = 𝑉𝑟𝑒𝑓 − 𝑉𝑑𝑟𝑜𝑜𝑝 (16)
Δ𝑉𝑟𝑒𝑓 is the difference between the reference voltage and
the calculated droop voltage based on the load regulation
characteristics for the chosen converter. If Δ𝑉𝑟𝑒𝑓 is a pos-
itive value, it will be subtracted from the reference voltage
as shown in the block diagram of the parallel-connected
converters, and it means that the output voltage needs to be
lowered according to the load regulation characteristics of the
droopmethod. In contrast, ifΔ𝑉𝑟𝑒𝑓 is negative value, it will be
added to the reference voltage to increase the output voltage
level.
5. Simulation Results and Discussion
Figure 12 shows droop characteristics of two identical
parallel-connected DC-DC converters.
The load current sharing is identical because the droop
gains of both converters are equal.Themain reason for having
the samedroop gains is that there is nomismatch in the power
stage of both converters. At different levels of the output
voltage, the output current of the two converters would be
shared equally. The simulation of the first case considers the
two parallel-connected boost converters with no mismatch
or zero mismatch in the power stage. The algorithm for the
proposed method will adjust the reference voltage when the
load changes.The PI controller parameters in Table 2 are used
to obtain the results. In the first examined case, the load is
changed from 16Ω to 8Ω by adding parallel resistances at 0.2
sec.The load resistance is further reduced from 8Ω to 5.33Ω
at 0.4 sec. Figure 13 shows the output voltage at the common
dc bus.
The output voltage in Figure 13 is adjusted by the pro-
posed algorithm according to the load regulation character-
istics of the droop method. The proposed algorithm adjusts
the reference voltage when the load changes and provides
synchronization of the output voltage level of the parallel
converters. Therefore, the load current sharing will be equal
based on the identical load regulation characteristics for the
two converters as shown in Figure 10. The output current
for each converter and the total load current are shown in
Figure 14.
As shown in Figures 12, 13, and 14, when the load resis-
tance is 16 Ω, the proposed algorithm adjusts the reference
voltage according to the droop method. Because of the load
resistance value of 16 Ω, the output voltage level is regulated
by the algorithm to be 48.7V, and the output current of each










































Figure 10: Block diagram of two parallel-connected converters with their control loops and the proposed algorithm.
converter is 1.5 A. Furthermore, when the load is changed
from 16 Ω to 8 Ω at 0.2 sec., the proposed algorithm adjusts
the reference voltage due to the new change in the load
resistance. The output voltage level becomes 48 V, and the
output current of each converter is 3 A for the period between
0.2 sec and 0.4 sec. At 0.4 sec. when the load resistance
is further reduced to 5.33 Ω, the algorithm regulates the
output voltage level to be 47.4 V, and the load current
sharing of each converter is 4.425A. With no mismatch in
the load regulation characteristics, the proposedmethodwith
its algorithm regulates the output voltage level synchronously
which results in nomismatch in the output voltage and hence
no circulating current.
However, the parameters for the two converters with
mismatch in power stage of 10% and 20%of theDC-DCboost
converter in Table 1 are given in Table 3.These parameters are
implemented in cases two and three.
A second case with 10% mismatch in the load regulation
characteristics of the two converters is shown in Figure 15.










25 KHz 25 KHz
Inductance 𝐿 14.533 mH 13.322 mH
Capacitance 𝐶 141.51 𝜇F 154.375𝜇F
Power 𝑃 158.4 W 178.8 W
From Figure 15, the load current sharing between the two
converters is not identical because of the 10%mismatch in the
power stage of the two converters. The droop gains of both
converters are different. Based on the mismatch in the load
regulation characteristics, the two converters share the load
current unequally. Similar to the first case, the load resistance
is changed from 16 Ω to 8 Ω at 0.2 sec., and, at 0.4 sec., the










































Figure 12: Zero mismatch in load regulation characteristic of the droop method for the two converters.
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Figure 14:The output current from the simulation results of nomismatch case: (a) converter I output current; (b) converter II output current;
(c) load current.
load resistance is decreased further from 8 Ω to 5.333 Ω. The
output voltage at the common bus with 10% mismatch of the
load regulation characteristic of the droop method is shown
in Figure 16.
From Figure 16, the proposed algorithm adjusts the refer-
ence voltage according to load regulation characteristic of the
two converters and it shows that the output voltage is regu-
lated for changes in the load resistance.The output current for
each converter and the load current are shown in Figure 17.
When the load resistance is 16 Ω, the regulated output
voltage is 48.7 V and the load current sharing for converter
I and converter II is 1.4 A and 1.6 A, respectively. Due to the
change in the load resistance from 16 Ω to 8 Ω at 0.2 sec.,
the output voltage level is changed synchronously by the pro-
posed algorithm for both converters to be 48 V. Converters I
and II contribute 2.85 A and 3.15 A, respectively, to the total
load current. Similarly, the change in the load resistance from
8 Ω to 5.33 Ω causes the proposed algorithm to regulate the
output voltage at 47.4 V.The contributions to the load current
from converters I and II are 4.2 A and 4.65 A, respectively.
A third case with 20 % mismatch of the load regulation
characteristics is shown in Figure 18.
With a 20 % mismatch in the load regulation character-
istics, the two converters share the load current unequally.
The third case is also simulated with the changes in the load
resistance from 16Ω to 8Ω at 0.2 sec and from 8Ω to 5.33Ω
at 0.4 sec. As shown in Figure 19, the output voltage level is
regulated by the proposed algorithm.
The output voltage is regulated to be 48.7 Vwhen the load
resistance is 16Ω.When the load resistance is changed to 8Ω,
the algorithm adjusts the output voltage to the new level of 48
V.With transition in the load resistance from 8Ω to 5.33Ω at
0.4 sec., the algorithm regulates the output voltage level to be
47.4 V.The load current is shared based on the 20%mismatch
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Figure 17: The output current from the simulation results of 10% mismatch case: (a) converter I output current; (b) converter II output
current; (c) load current.


































4 5 6 7 8 90
3.28A













0.1 0.2 0.3 0.4 0.5 0.60
Time (sec)
Figure 19: Output voltage with reference voltage.
in the load regulation characteristic for both converters as
shown in Figure 20.
As indicated in Figure 20, when the output voltage is
adjusted by the proposed algorithm to 48.7 V, the contribu-
tion of current for converters I and II to the total load current
is 1.38 A and 1.62 A, respectively. However, before 0.4 sec,
the load current sharing for converter I is 2.78 A and for
converter II is 3.28 A. This is at a regulated output voltage
of 48 V. Moreover, when the load is changed from 8 Ω to
5.33 Ω, the new regulated output voltage is 47.4 V. The load
current sharing between converter I and converter II is 4.01A
and 4.84A, respectively.
This paper presents a proof-of-concept methodology
through simulations. In a subsequent paper, experimental
results of the performance of two parallel-connected boost
converters, which incorporate the proposed modified droop
method based on the master current control, will be pre-
sented.
6. Conclusion
The simulation cases of the proposed method with its algo-
rithm are presented. The modified droop method based on
master current control is verified usingMatlab/Simulink sim-
ulation. The proposed algorithm adjusts the output voltage
according to the load regulation characteristic of the parallel-
connected converters.The proposed method ensures that the
output voltage level of the two parallel converters is identical,
thus avoiding circulating current at the DC bus. Three cases
involving no mismatch, 10% mismatch, and 20 % mismatch
of the power stage are considered in order to examine the
proposed method and its algorithm.The results demonstrate
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Figure 20: The output current from the simulation results for optimized control case. (a) Converter I output current; (b) converter II output
current; (c) load current.
the effectiveness of the proposed method and its algo-
rithm.
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